Design Verification Engineer
Ambiq Micro
Full Time Menlo Park, California, United States Posted 1 year ago
About Position
Design Verification Engineer (Full Time)
$0.00 / Hourly
Menlo Park, California, United States
Design Verification Engineer
Full Time Menlo Park, California, United States Posted 1 year ago
Skills
◦ building a testbench for a medium complexity block using System Verilog and UVM ◦ Writing random tests directed tests error tests & performance tests for a block of medium complexity using System Verilog and UVM. ◦ Debugging tests with design engineers to deliver functionally correct design blocks ◦ OOPS randomization constraints interfaces ◦ writing & analyzing functional coverage assertions ◦ Generating and analyzing code coverage & writing waiversDescription
1. At least 4 years of experience with pre-silicon DV (Design Verification)
2. Must have hands-on experience with writing code using System Verilog and UVM over the past 2 years
3. Must be a quick learner, independent and communicate well.
4. Knowledge and hands on experience with Verilog, System Verilog, UVM, debugging waveforms
Educational Requirements
- Experience with verification of networking products and networking background.
By applying to a job using PingJob you are agreeing to comply with and be subject to the PingJob Terms and Conditions for use of our website. To use our website, you must agree with the Terms and Conditions and both meet and comply with their provisions.
